Project Title

1 2
Design and Implementation of Automated Wave-Pipelined Circuit Using ASIC
Wave-pipelining enables a digital circuit to be operated at higher frequency. In the literature, only trial and error and manual procedures are adopted for the choice of the optimum value of clock and clock skew between the I/O registers of wave-pipelined circuits. The major contribution of this paper is the proposal for automating the above procedure for the ASIC implementation of wave-pipelined circuits using built in self-test approach. This is studied by a multiplier using dedicated AND gate by adopting three different schemes: wave-pipelining, pipelining and non-pipelining. From the implementation results, it is verified that the wave pipelined multipliers are faster by a factor of 1.08 compared to the non-pipelined multipliers. The wave pipelined multiplier dissipates less power in the factor of compared to the pipelined multiplier.
Free! Download Project Title in your Mobile... Please Click!
Duration:30 day(s)
Price:Rs. 13800 (Group)
Traffic-Aware Design of a High-Speed FPGA Network Intrusion Detection System
Least complex S-Box and its fault detection for robust Advanced Encryption Standard algorithm
FPGA based implementation of a double precision IEEE floating-point adder
FPGA-based adaptive noise cancellation for ultrasonic NDE application
FPGA implementation of high speed 8-bit Vedic multiplier using barrel shifter
An Area Efficient Multiplexer Based CORDIC
An FPGA-Specific Approach to Floating-Point Accumulation and Sum-Of-Products
Application of fpga in PHM
High-Performance Implementation of a New Hash Function on FPGA
Copyright © 2008-2009 All Rights Reserved.